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 A compressive force from releasing a pre-stretched elastomer substrate such as PDMS, 
Ecoflex, and Dragon Skin induces a 2D precursor to realize a sophisticated 3D electronic structure 
of a resistor, capacitor and transistor. Conventional microfabrication methods create 3D electronic 
components, and the electronic properties of the components are the same as those of conventional 
devices. 3D constant and variable resistors, capacitors, and transistors are fabricated and 
investigated before and after the compressive buckling process. Highly phosphorus doped silicon 
nanomembranes from a silicon-on-insulator wafer are transfer-printed onto the 3D structures and 
introduce changes of the electrical properties under compressive strain. A commercial chip from 
X-FAB Semiconductor Foundries is successfully placed onto a 2D precursor and formed into a 3D 
structure by the buckling method. With no limit or constraint on 3D structures, new advantages 
previously unintroduced from 2D electronic devices would be obtained from this new technique 















TABLE OF CONTENTS 
Chapter 1. Introduction ……………………………………….…………….1 
Chapter 2. Basic Physical Principles ……………………………………….4 
Chapter 3. Experimental ……………………………..……………………11 
Chapter 4. Description of Research Results ………….……………….….15 
 4.1 3D Constant and Variable Resistor ………………………..15 
 4.2 3D Constant and Variable Capacitor …………….…….…..21 
 4.3 3D Constant and Variable Transistor …………….……….27 
 4.4 3D Capacitive Pressure Sensor ……………………….….30 
 4.5 Foundry-Compatible 3D Architecture ……………………..32 











Chapter 1. INTRODUCTION 
 
Electronic devices such as computers, smart phones, and televisions have been 
dramatically developed over several decades and are everywhere now in modern society for 
transportation, education, communication, entertainment, and medicine. These electronics are 
composed of fundamental and essential electronic components such as resistors, capacitors, 
inductors, diodes, and transistors. Most conventional electronic components are mainly composed 
of inorganic materials that are very rigid and brittle making them prone to mechanical fractures 
and malfunction. In order to prevent the electronic devices from failing, flexible electronics are 
introduced by integrating flexible organic materials such as polyimide, PDMS and polyester or by 
reducing the size and thickness of the electronic devices [1, 2]. The development of the flexible 
electronics facilitates free installation of the electronic components within a device so that the 
dimensions of the device can be reduced while keeping their functionalities. For bio-electronics, 
the flexible property allows for a conformal contact to human skin or body and monitoring 
biological signals more precisely to understand a disease or phenomenon without fear of breaking 
the device [2]. 
With the recent breakthrough of the flexible electronics, many engineers and researchers 
are motivated to study and pursue experiments on the bio-electronics such as an optogenetics, skin-
mounted sensors, and injectable monitors [3]. Three-dimensional (3D) electronics, which have 
complex micro/nanostructures formed by compressive buckling process, the so-called ‘pop-up’ 
process, are investigated to realize the intricate bio-structures such as cytoskeletal webs, neural 
circuits, and vasculature networks in 2015 [4]. The 3D electronics are very accessible because this 
is very slimier to the children’s pop-up art books in which the folded structures come out when the 
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pages are opened. The buckling process is performed by using induced compressive forces from a 
pre-stretched flexible substrate of elastomers such as PDMS, Ecoflex, and Dragon Skin from 
Smooth-On, Inc. (Easton, Pennsylvania). In order to realize the 3D electronics, initial two-
dimensional (2D) designs or precursors are prepared with finite-element analyses (FEAs) followed 
by a transformation from 2D structures into 3D structures along with substrate deformation. 
Deformation of the substrate can be induced by applying a uniaxial, biaxial, or rotational 
compressive strain. Also, compressive buckling 3D electronics are reversible and tunable by 
changing the magnitude of the compressive force on elastomer substrate. With no limitation on 
shape and configuration, a complex electronic device can be achieved by using this new approach 
of compressive buckling. One of the most significant advantages of 3D buckling electronics is that 
conventional techniques for integrated circuit fabrication such as a photolithography, electron-
beam evaporation, and reactive ion etching are accessible and valid. With an extensive 
development of various materials, chemistry, and morphology over the past several decades, 
commercial 2D planar electronic devices are expeditious, reliable, and mass-producible. Using 
new hands-free and wire-free technology of 3D compressive buckling process, this 2D 
development is significantly applicable to fabricate 3D architecture electronic devices formed by 
using curving, bending, folding, cutting, twisting and bonding with relatively low cost; thus, the 
compatibility of 2D planar and 3D architecture techniques will promote the development of 3D 
electronic devices and the development will be distinguishably faster than other 3D fabrication 
techniques that are incompatible with conventional methods with narrow material ranges and 
geometries. Due to the novelty and synergy effect of 2D and 3D technology, unique and unveiled 
discoveries of new technology, functionality, and metamaterial with extensive applications and 
nature-like electronic devices are expected to be reported to the world.   
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The 3D electronic devices such as resistors, capacitors, and transistors demonstrated in 
this thesis have the same electrical properties as conventional 2D devices. A constant resistance, 
capacitance, and current flow of the electronic devices are investigated before and after the 3D 
buckling process. In addition to the devices with constant electrical properties, the electronic 
devices with variable electrical property are demonstrated using single-crystalline silicon 
nanomembranes from a silicon-on-insulator wafer. A commercial chip from X-FAB 
Semiconductor Foundries is successfully transfer-printed to construct a 3D architecture, and the 
possibility of foundry-based 3D electronic devices is established. Thus, compressively buckled 3D 
process can produce all conventional 2D electronic devices with a limitless potential for more 
















Chapter 2. BASIC PHYSICAL PRINCIPLES 
 
A concept of mechanical neutral plane is necessary to understand flexible electronics and 
3D architectures that enable preventing fracture or malfunction of the devices. A neutral plane that 
does not experience any stress from bending is formed when the plane is placed at the center of a 
structure with a symmetric top and bottom layers as shown in Figure 1a. In Figure 1a, the top layer 
of the neutral plane experiences tension stress while the bottom layer experiences compressive 
stress to compensate the tension stress. Applying the concept of the neutral plane, a strain 
localization is attainable by intentionally concentrating the structure from a bending as shown in 





Figure 1. (a) Idealized illustration of mechanical neutral plane with a perfect symmetrical structure. 
(b) A strain localized structure with asymmetric structure (hinge).   
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In Figure 2, 3D helical design and 2D serpentine designs with buckling process using 
FEAs are demonstrated and their stress distribution throughout the structures are compared [5]. 
The 3D helical design experiences more uniformly distributed stress than the 2D serpentine 
structure; therefore, the 3D buckling architectures are relatively more flexible and durable from 




Figure 2. A stress distribution comparison of 3D helical and 2D serpentine designs with buckling 
process using FEAs [5]. 
 
3D Helical Structure 2D Serpentine Structure 
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The 3D structures are selectively determined by the regions of bucking morphology and 
bonding sites of the 2D precursors by using different adhesion forces between the surfaces of the 
structure and substrate. The buckling or popping-up region experiences van der Waals bonding 
while the bonding sites experience strong covalent siloxane bonding (Si-O-Si); the work of 
adhesion for van der Waals bonding is around 0.2 J/m [2] and that for siloxane bonding is greater 
than 8 J/m [6]. In order to procure strong siloxane bonding, a conventional method of microfluidic 
chip fabrication, surface plasma treatment, is employed; plasma treatment of the PDMS or ecoflex 
substrate is performed to generate silanol groups or -OH groups at the surface as shown in Figure 
3. Figure 3 illustrates a conventional technique of PDMS and glass bonding that is typically used 
for microfluidic fabrication with minimal cost. After the oxygen plasma treatment is performed on 
the surface of the PDMS, the glass and PDMS are brought into immediate contact for the best 
siloxane bonding. Plasma treatment is the most significant reason why a short plasma treatment 
leads to not enough functionalization, and a long plasma treatment roughens the surface, 
decreasing the quality. While the glass and PDMS are in contact, the sample has to be heated in 
an oven to improve the bonding quality; no immediate contacts allow the surface to recombine and 
reduce the functional group. Baking or heating in an oven is necessary because heat promotes the 









Figure 3. A conventional technique of PDMS and glass bonding using siloxane bonding with 
minimal cost. 
 
3D buckling process with siloxane bonding is eligible for any silicone elastomers such as 
PDMS, Dragon Skin, and Ecoflex. Ecoflex is used for this thesis work to maximize its high 
elongation property and low Young’s modulus. Due to the high elongation, Ecoflex is stretched to 
200% of its original shape for the experiments; higher magnitude of stretched Ecoflex is applicable 
on demand. Maximum elongation and Young’s modulus of PDMS, Dragon Skin, and Ecoflex are 
demonstrated in Table 1 [7]. 
 
Table 1. Silicon elastomers of PDMS, Dragon Skin, and Ecoflex with their maximum elongation 
and Young’s modulus [7]. 
Material Maximum Elongation Young Modulus 
PDMS 7 to 40% 0.8-3 Mpa 
Dragon Skin 760% 560 kPa 




Figure 4 [5] demonstrates the 3D compressive buckling or pop-up process with a 2D 
planar structure fabricated on a rigid substrate followed by a transfer printing method of the final 
device onto the pre-strained Ecoflex substrate. After the transfer printing of the device, the Ecoflex 
substrate is released creating selectively bonded 3D coils with siloxane bonding; the region without 
siloxane bonding is popped up. The 3D coils shown in Figure 4 are typically used as 
interconnecting circuit lines that connects the electronic components for 3D electronics. The 
helical interconnection of electronic components has not only extremely low resistance, but also 
high stretchability and bendability. In this thesis, silicon nanomembranes (100) from silicon-on-
insulator are utilized to realize 3D electrical elements such as resistors, capacitors, and transistors. 
The silicon is highly doped with phosphorus using a diffusion furnace so that the device 
performance depends on electrons. Therefore, a change of conduction band is directly related to 
n-type silicon device properties and one of the most popular ways to change the conduction band 
structure is to apply strain to the device [8]. 
Figure 4. A 3D compressive buckling or pop-up process with a 2D planar structure fabricated by 
conventional photolithography technology. (Left) FEAs image, (Right) Real top and side images 




A relationship of an electron’s effective mass and a material’s mobility and conductivity 
is described below. Fundamentally, a kinetic energy equation related to a particle’s mass and 
momentum is expressed by substituting the momentum equation into the kinetic energy equation 







𝑘2       (Equation 1) 
where E is the kinetic energy, p is the momentum, m is a mass, ℏ is the Plank’s constant, and k is 
a measure of the “crystal” momentum of an electron. However, an effective mass of electron 
obtained around the conduction band minimum in the E-K diamgram is generally considered for 
conductivity calculations in reality. Equation 2 shows the relationship between the conduction 








       (Equation 2) 
where 𝑚∗is the effective mass and 𝐸𝑐 is the conduction band edge. The conduction band energy in 
k-space is expressed in Equation 3. 
𝐸(𝑘) = 𝐸𝑐 +
ℏ2
2𝑚∗
𝑘2         (Equation 3) 
Equation 3 proves the relationship between the effective mass and change in conduction band 
energy; thus, a change in effective mass varies the conduction band energy. However, Equation 3 
is only for isotropic semiconductors. Since silicon has indirect band gap, both longitudinal and 
transverse effective masses must be considered as shown in Equation 4. 
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2    (Equation 4) 
where 𝑚𝑙
∗ is the longitudinal effective mass and 𝑚𝑡
∗ is the transverse effective mass. Also, the 
direction of electric field is related to the conductivity, mobility, and effective mass of electrons. 







𝑛𝑞𝜇=       (Equation 5) 
where σ is the conductivity, n is the electron concentration, q is the electric charge, 𝜇⊥  is the 
perpendicular mobility, and 𝜇=  is the parallel mobility to the applied electric field. An exact 
calculation for strained silicon conductivity is very complex but the property variation is 
anticipatable. When an anisotropic force is applied to the n-type direction, the lattice spacing on 
the force direction becomes greater and the lattice spacing perpendicular to the force becomes 
lower than the original structure [10]. For (100) n-type silicon, a tensile strain along the (100) 
direction will reduce the resistance and effective mass of electrons but increase the electron 
mobility. A compressive strain along the (100) direction of (100) n-type silicon will cause an 
increase of effective mass of electrons and decrease of the mobility resulting in a reduced 








Chapter 3. EXPERIMENTAL 
 
On a bare glass slide, a sacrificial layer of poly-(methylmethacrylate) (PMMA; 
Microchem, USA) is spin-casted and cured on a hotplate at 200 ℃ for 5 minutes. A 2.5 μm 
polyimide (PI; HD Microsystems, USA) layer is spin-casted on the PMMA layer and fully cured 
in a 250 ℃ PI curing oven forming the bottom PI layer of the 3D structure. In case of using a 
silicon layer, 200 nm of silicon nanomembranes from a silicon-on-insulator (SOI, SOITEC, 
France) wafer are doped with phosphorus by using a diffusion furnace at 950 ℃ for 5 minutes [11] 
prior to the PI curing [11]. Then, the doped silicon nanomembranes are transfer-printed, using 
PDMS stamps, onto the bottom PI layer by removing silicon dioxide from the SOI wafer with 
hydrofluoric acid (HF) solution followed by the same PI curing process stated above. Transfer-
printed silicon nanomembranes are isolated by using photolithography and reactive ion etching 
(RIE) with SF6 gas. 100 nm silicon dioxide (SiO2) dielectric layers of the constant capacitor and 
transistors are deposited by plasma-enhanced chemical vapor deposition (PECVD), and the 
interconnecting metal layers of 5 nm chromium and 200 nm gold are deposited by electron beam 
evaporation. A photolithography technique is used to pattern the SiO2 and metal layers followed 
by a wet etching process of buffered oxide etchant (BOE 6:1; Transene Company, Inc., USA) and 
the appropriate metal etchants, respectively. Another 2.5 μm polyimide layer is spin-casted and 
fully cured in a 250 ℃ PI curing oven forming the top PI layer. 100 nm of copper is deposited by 
electron beam evaporation and defined by photolithography creating a hard mask for the final 2D 
precursor structure. RIE with O2 gas is used to etch PI layers and PMMA until the bare glass region 
is exposed, followed by removing the copper hard mask completely with copper etchant. Then, 
the glass slide with 2D precursor is immersed in acetone for 10 minutes to completely remove the 
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sacrificial layer of PMMA, and 2D precursor separation is achieved by a water soluble tape (Water-
Soluble Wave Solder 5414, 3M, USA). A patterned shadow mask of 100 μm photodefinable SU-
8 (Microchem, USA) is used to deposit selective bonding sites of 5 nm titanium and 50 nm SiO2 
by electron beam evaporation. After the deposition of the bonding sites, the 2D precursor with the 
water soluble tape is transfer-printed onto an oxygen-plasma-treated and pre-stretched Ecoflex 
substrate (00-50A/B, Smooth-on, USA). Prior to this transfer-printing, the Ecoflex substrate is 
prepared by spin-casting and curing on a hotplate at 110 ℃ and a custom mechanical stage is used 
to stretch the Ecoflex substrate uniaxially or biaxially depended on the shape of  the structures. 
The transferred 2D precursor on the elastomer substrate is then placed and heated inside of a 70 ℃ 
oven for 10 minutes to produce strong siloxane bonds between the silicone substrate and SiO2 
layer on the 2D precursor, followed by removing the water-soluble tape with DI water. By 
releasing the pre-stretched substrate, the 2D precursors smoothly transform into 3D structures via 
compressive forces. Fabrication processes of 2D planar structure and 3D architecture and 
transformation from 2D structure to 3D architecture using a transfer printing method onto a pre-














Figure 5. Fabrication process of 2D planar structure using conventional photolithography, ebeam 












Figure 6. Fabrication process of 3D architecture using a transfer printing method of 2D planar onto 







Chapter 4. DESCRIPTION OF RESEARCH RESULTS 
 
4.1. 3D Constant and Variable Resistor 
3D constant and variable resistors are fabricated by using a conventional microfabrication 
technique, and four highly n-type doped-silicon nanomembranes are used for the 3D constant and 
variable resistors by isolating the transferred silicon nanomembranes onto 2.5 μm bottom PI layer. 
In order to connect the four resistors, a metal interconnecting layer of 5 nm chromium and 200 nm 
gold is patterned and another 2.5 μm top PI layer surrounds the metal interconnects to locate the 
silicon resistors at the mechanical neutral plane. Optical images of serially connected 3D constant 
resistors or helical resistors before and after buckling process are shown in Figure 7 and the cross-
section of the devices is shown in Figure 8; the cross section is indicated by the dotted red line in 
Figure 7.  The dark yellow regions are the silicon resistors and the black regions are metal 
interconnects; each isolated silicon nanomembrane represents one resistor. In the middle of the 
metal interconnects, small openings are created by etching the top PI layer to directly contact the 
metal lines by using a probe station. Since the openings are also bonded to the substrate, a strong 
contact with a probe is feasible to measure the electrical property of 3D silicon resistors. I-V 
characteristic curves of the 3D helical resistors before and after buckling process between -2 V 
and 2 V are demonstrated in Figure 9. The 3D helical resistor has no change in resistance before 
and after the buckling process. Resistances for two and four 3D constant resistors, or helical 
resistors, are 1653 Ω and 3047 Ω, respectively; thus, each silicon resistor is calculated to be an 
















Figure 8. Cross-section, indicated by red dotted line in Figure 7a, for the 3D constant resistors 











Figure 9. I-V characteristic curves of the 3D constant resistors before and after buckling process. 




For a variable 3D resistor, four silicon nanomembranes are isolated similar to the 3D 
helical resistor, but the variable resistors form a straight-line 3D structure and are connected by 
the same metal interconnecting layer as shown in Figure 10. A cross section of the red dotted line 
in Figure 10 for variable 3D resistors is shown in Figure 11.  I-V characteristic curves of the 3D 
variable resistors before and after the buckling process are shown in Figure 12. The resistance of 
one silicon resistor for the variable 3D resistor is 446 Ω before the buckling process and becomes 
1000 Ω after the buckling process. Therefore, the resistance range for one resistor of the 3D 
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variable resistors is tunable from 446 Ω to 1000 Ω; the four resistors have the resistance range 
from 1784 Ω to 4000 Ω depending on how much the substrate is stretched. The key difference of 
the constant and variable resistors is the mechanical stress of the silicon nanomembranes via the 
structures. For 3D constant helical resistors, silicon nanomembranes are designed to avoid a 
localized mechanical stress and distribute the stress as low as possible throughout the structure by 
placing the transfer-printed silicon layer at the mechanical neutral plane. Thus, no change in 
resistance of the 3D helical resistor indicates that the silicon layer does not experience mechanical 
strain. In contrast to the constant resistor, the variable resistor utilizes a localized mechanical strain 
of the silicon layer to vary the resistance. Two 2.5 μm PI layers remain on the top and bottom of 
the silicon nanomembranes in order to protect the brittle silicon layer, but the difference between 
constant and variable resistors is a 10 μm PI layer formed on the top of the structure to induce 
mechanical bending at the silicon layer.  As a compressive force is applied to the silicon layer 
during the buckling process, the resistance of the 3D variable device is increased due to the 
piezoresistive effect [9]. Different resistances of the constant and variable devices are available by 
changing fabrication procedures such as doping of the silicon layer, 3D structure design and 
magnitude of substrate deformation. There is no barrier in using compressive 3D buckling to 





















Figure 11. Cross-section, indicated by red dotted line in Figure 10a, for the 3D variable resistors 













Figure 12. I-V characteristic curves of the 3D constant resistors before and after buckling process. 
















4.2. 3D Constant and Variable Capacitor 
3D buckled constant capacitors are designed in a helical shape similar to the constant 
resistors and the capacitors before and after the buckling process shown in Figure 13. The 3D 
constant capacitors are fabricated by using two metal layers of 5 nm chromium and 200 nm gold 
with a 100 nm dielectric layer of silicon dioxide (SiO2) inserted in between the two parallel metal 
layers. The capacitors have a typical configuration and the cross section of the capacitors is shown 
in Figure 14. In order to measure the capacitance, an LCR meter is connected to the probe station 
and the probes contact the bonding sites to the top metal layer via small openings, in a similar 
manner to the 3D resistors. The capacitance for each capacitor is measured and plotted as a 
function of frequency in Figure 15. Approximately an 11 pF capacitance for each 3D constant 
capacitor is achieved from 0 to 2 MHz frequency range; in addition, the capacitance has no change 
in either the 2D precursor or the 3D architecture case. The capacitance is not varied because the 
capacitors are located at the mechanical neural plane so that they avoid the mechanical strain 
regardless of the bending from the released substrates. Thus, a 3D constant capacitor is viable: the 












Figure 13. 3D buckled constant capacitors with a helical shape similar to the constant resistors 




Figure 14. Cross-section, indicated by red dotted line in Figure 13, for the 3D constant capacitors 






Figure 15. Capacitance measurements of the 3D constant capacitors before (Left) and after (Right) 
the buckling process as a function of frequency between 0 and 2 MHz.  
 
3D cube-shape variable capacitors are fabricated to realize 3D variable capacitors as 
demonstrated in Figure 16. Before the buckling process, the 3D variable capacitors are flat and 
construct 3D cubes as the stretched substrate is released. The cross section of the 3D variable 
capacitors is shown in Figure 17. Each metal plate is 500 μm long and 500 μm wide with 500 μm 
between plates. For 3D variable capacitors, only one metal layer is used and isolated so that the 
separated metal plates produce the capacitance. When the cubes are formed, the two metal plates 
are aligned in parallel and the 500 μm air gap between the plates functions as a dielectric layer for 
the capacitors; hence, the 3D variable capacitors are the air-capacitors [12]. Figure 18 shows how 
the probe contacts are generated to measure the capacitance and only metals are shown to 
understand the structure of the capacitors. Capacitances for one capacitor and three capacitors are 
measured and compared before and after the buckling process as demonstrated in Figure 19. The 
capacitances for one and three 3D variable capacitors before the buckling process are 78 fF and 55 
fF, respectively. An increase in capacitance is observed after the buckling process. The increase is 
simply due to the reduced distances of two parallel metal plates. The capacitance must be larger 
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when the plates become close to each other and form a perfect parallel capacitor by fully releasing 
the substrate. After the buckling process, the capacitances for one and three 3D variable capacitors 
are shifted about 12 fF and turned into 90 fF and 62 fF, respectively. By changing the sizes of the 
cubes, different capacitor ranges are attainable for cube air-capacitor models. Since a 3D 
architecture design is predictable by using the FEAs and the designs have almost no restriction 
when the buckling technology is utilized, different 3D architectures will extend to different types 
of variable and tunable capacitors that have different capacitance ranges and shifts depending on 




Figure 16. Optical images of 3D cube-shape variable capacitors or air-capacitors before (Left) and 










Figure 17. Cross-section, indicated by red dotted line in Figure 16, for the 3D constant capacitors 







Figure 18. Probe station contacts with metal structures of the 3D variable capacitors. The probes 
are applied to measure one and three capacitors before (Top) and after (Bottom) the buckling 
process. 1 and 2 probe contacts indicated in Figure 18 measure only one capacitor before and after 
the buckling process; 1 and 3 probe contacts in Figure 18 measure three capacitors before and after 













Figure 19. Capacitance shifts of the 3D variable capacitors before and after the buckling process. 












4.3. 3D Constant and Variable Transistor 
3D constant and variable transistors are designed similar to the 3D resistors and the 
concept related to device performance is the same. The 3D transistors contain n-doped transfer 
printed silicon nanomembranes, PECVD deposited SiO2, and electron beam evaporated metal. An 
array of constant transistors is fabricated in a helical structure and the transfer printed silicon 
nanomembranes are situated at the middle to experience the mechanical neutral plane. The transfer 
printed silicon nanomembranes are isolated in a size of 80 μm and 200 μm with a 100 nm dielectric 
layer of SiO2 followed by a metal layer establishing source, gate and drain electrodes. The 3D 
constant transistor arrays before and after the buckling process are shown in Figure 20. The optical 
images of the 3D constant transistors during the major fabrication procedures and I-V 
characteristic are demonstrated in Figure 21. The three optical images are when the doped silicon 
nanomembrans are transfer printed onto the bottom PI layer, after a dielectric layer of SiO2 is 
deposited and etched by buffered oxide etchant for source and drain regions (BOE), and when 
metal layer is deposited and patterned for source, gate, and drain regions by a conventional 
fabrication, respectively. The channel dimension of the MOSFET used in both 3D constant and 
variable transistors is 15 μm in length and an 80 μm in width. The on/off ratio of the device is 
greater than 105 and gate biases of 0V, 1V, 2V, 3V, 4V, and 5V are utilized to measure the current-
voltage characteristics. The characteristics are obtained before the buckling process and the probe 
contacts are applied via the openings created at the bonding sites similar to the 3D resistors and 
capacitors. However, the transistor performance less likely to change for the 3D constant 
transistors because the silicon nanomembranes are expected to bypass the mechanical strain from 
bending. In contrast to the 3D constant transistors, the 3D variable transistors shown in Figure 22 
are vulnerable to the mechanical strain of bending. As more of the substrate is released or more 
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bending is applied to the structure, the transfer printed silicon nanomembranes are transformed 
from a flat structure to curved structure.  The current performance of the transistors is expected to 
increase due to piezoresistive effect similar to the 3D variable resistors. Therefore, an increase of 
the current flow or transistor performance is achievable by changing the device material to p-doped 

















Figure 21. (Top) Optical images of silicon transfer printed transistors and (Bottom) I-V 








4.4. 3D Capacitive Pressure Sensor 
A 3D capacitive pressure sensor is one of the applications for the 3D compressive 
buckling technology. A 2D planar structure before the buckling process is shown in Figure 23a, in 
which A is the width of the center electrode and B is the distance between the center electrode and 
the electrodes on each side. An LCR meter is used to measure the capacitance of the pressure 
sensor between the center and right side electrode. A schematic image of the popped-up pressure 
sensor is shown in Figure 23b. When the device is popped up, a finger contact on the electrodes 
can produce a capacitance change between the electrodes. A capacitance measurement is 
accomplished with four pressure sensors with different widths of the center electrode at different 
distances between the center electrode and other electrodes. As a result, the best ratio of the width 
of the center electrode to the distance between the center and side electrodes is 1:1, and the 
capacitance measurement at a frequency range of 0 to 2 MHz is shown in Figure 24. At 1:1 ratio, 
the experimental results are highly reliable and reproducible with minimal noise; thus, 
experimental data is procured from a pressure sensor with 1:1 ratio. Red and black plots in Figure 
24 are reference measurements obtained by a high-pressure finger contact on the electrodes and 
no pressure of any external force (no contact), respectively. Four experiments are performed with 
a modest finger contact on the electrodes and the results are plotted in the middle of the red and 
black reference plots in Figure 24. As applied pressure increases, so does the capacitance of the 











                            
(a)                                                          (b) 
Figure 23. (a) 2D planar structure of the 3D capacitive pressure sensor before the buckling process. 
(b) Schematic diagram of the 3D capacitive pressure sensor after the buckling process. 
 
 
Figure 24. Capacitive measurements of the 3D capacitive pressure sensor with no figure contact 







4.5. Foundry-compatible 3D Architecture 
X-FAB Semiconductor Foundries provides a fully formed device with p-channel and n-
channel MOSFETs using the XI10 technology which is commercially used in modern CMOS 
technology [13]. Fully formed devices with high performance are transfer-printed to realize a 3D 
architecture as shown in Figure 25a; the mechanism of transfer printing is the same as stated in 
previous experiments. However, an anisotropic etching of silicon substrate (100) using potassium 
hydroxide (KOH) or tetramethylammonium hydroxide (TMAH) is required to pursue the fully 
formed devices instead of using HF [13]. This anisotropic etching not only allows one to maintain 
the device performance but also facilitates a pick-up process from the substrate using PDMS. After 
successful transfer printing of the device, a 3D architecture with fully formed MOSFETs is 
constructed as shown in Figure 25b. For the transfer-printed n-channel MOSFET on a 3D 
architecture, the on/off ratio is greater than 107 with mobility from 610 to 680 cm2V-1 [13]. Hence, 
a bridging of commercial chips and 3D compressive buckling process is achievable that may lead 




















Figure 25. (a) Transfer-printed commercial MOSFETs (fully formed) on a 2D precursor before the 










Chapter 5. CONCLUSION 
 
Conventional technique compatible 3D complex mesostructure or architecture electronic 
components are constructed by using compressive buckling process or pop-up process. This 
process utilizes and maximizes the properties of flexible electronics to avoid mechanical collapse 
of electronic devices while maintaining the electrical function and performance. Similar to the 
flexible electronics, the 3D architecture contains both organic and inorganic materials but achieves 
much higher flexibility and stretchability. In addition, buckling process 3D electronics are 
versatile, tunable, and reversible by controlling compressive forces of the flexible substrate. Since 
various different magnitudes and directions of compressive forces such as uniaxial, biaxial, or 
rotational forces are manageable, the latent ability of the 3D buckling architectures is substantial. 
One of the most significant advantages of the 3D architectures is an accuracy of FEAs in that 
complex 3D structures are predictable and applicable rapidly to fabrication process with no 
limitation. Conventional fabrication techniques such as photolithography, electron-beam 
evaporation, and reactive ion etching are used to fabricate 3D constant and variable resistors, 
capacitors, and transistors. Mechanical neutral plane and transfer printing theories are crucial for 
these devices to manipulate a mechanical strain via device region related to their functions and 
performances. For 3D constant and variable resistors, a helical structure and hinge structure are 
realized, respectively. The constant resistors have no change before and after the buckling process 
and the resistance for each resistor is approximately 800 Ω. However, variable resistors have a 
change in resistance before and after the buckling process and the resistances for each resistor are 
measured to be 446 Ω and 1000 Ω, respectively. This difference originates from the magnitude of 
induced compressive strain on transfer-printed silicon nanomamberanes. For 3D constant and 
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variable capacitors, a helical structure and cubic structure filled with air inside are fabricated. A 
constant capacitance is observed for the constant capacitors with an approximate value of 11 pF 
from 0 to 2 MHz. However, the capacitance of the variable capacitor shifted by approximately 12 
fF after the buckling process due to the distance difference between the two metal plates. The 3D 
variable capacitor demonstrates a new concept of air-capacitor and the possibility to install it in an 
integrated circuit. 3D constant and variable transistor architectures resemble the 3D resistor 
configurations (helical and hinge), and the mechanism of compressive strain on the silicon device 
controls the performance. Therefore, no change is expected for the 3D constant transistor and a 
decrease in current flow is expected for the 3D variable transistor due to compressive stain of the 
device. In order to increase the current flow of the variable transistors, tensile strain is required to 
the device region or the silicon nanomembrane is placed on the top of a neutral plane. For 3D 
buckling application, a 3D capacitive pressure sensor is demonstrated and reliable capacitance 
measurement is obtained with high accuracy and reproducibility. A fully formed device transfer-
printed on a 3D architecture shows outstanding compatibility of 3D compressive buckling process 
with modern CMOS technology. Since the 3D compressive buckling is a fully hands-free and wire-
free technology with remarkably low cost, substantial mass-production of 3D electronic devices 
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